



Wirebond Process Improvement with Enhanced Stand-off Bias Wire Clamp and Top Plate

Jonathan C. Pulido¹, Frederick Ray I. Gomez^{1*} and Edwin M. Graycochea Jr.¹

¹*New Product Development and Introduction, STMicroelectronics, Inc., Calamba City, Laguna, 4027, Philippines.*

Authors' contributions

This work was carried out in collaboration amongst the authors. All authors read, reviewed, and approved the final manuscript.

Article Information

DOI: 10.9734/JERR/2019/v9i317021

Editor(s):

- (1) Dr. P. Elangovan, Associate Professor, Department of EEE, Sreenivasa Institute of Technology and Management Studies, Chittoor, Andhra Pradesh, India.
(2) Dr. Y. Thiagarajan, Assistant Professor, Sri Venkateshwaraa college of Engineering and Technology, India.

Reviewers:

- (1) Adel H. Phillips, Ain-Shams University, Egypt.
(2) Yuan-Tsung Chen, National Yunlin University of Science and Technology, Taiwan.
(3) Jurandy Santos Nogueira, Federal University of Bahia, Brazil.

Complete Peer review History: <http://www.sdiarticle4.com/review-history/53533>

Received 01 November 2019

Accepted 07 January 2020

Published 13 January 2020

Original Research Article

ABSTRACT

New design for a certain issue in semiconductor industry is another way to modify the standard configuration into specified limit or to make a possible solution of the problem. This paper presents a new modified design for wirebond top plate with a bias platform structure that will maintain a consistent second bond into a leadframe leads with half-etch configuration on quad-flat no-leads (QFN) packages especially in wirebond process. This paper used a side by side comparison to proof that the new design is better than the older design. With the new specialized wire clamp and top plate design, parts per million (PPM) level performances is improved by almost 90%.

Keywords: Wire clamp and top plate; quad-flat no-leads; non-stick on leads; ball aspect ratio; integrated circuit.

1. INTRODUCTION

Wirebonding (or simply wirebond) is one of the challenging process in semiconductor industry

for integrated circuit (IC) assembly, responsible in attaching the wires to provide electrical connections through combination of heat, pressure and thermosonic energy. With the

**Corresponding author: Email: frederick-ray.gomez@st.com, f.i.gomez@ieee.org;*

design of new leadframe with half-etch leads configuration, a big challenge exists to run or process this type of technology especially in wirebond process. Nevertheless, the paper presents a solution to successfully process this leadframe technology in IC assembly manufacturing by using a specialized wire clamp and top plate (WCTP) design with a bias stand-off platform. The leadframe leads would overlap on the bias stand-off platform to prevent bouncing effect during wirebonding process. To guarantee its integrity during production run, wirebond process is incorporated with a multiple of criteria such as ball size, ball height, ball aspect ratio (BAR), wire pull test, ball shear test, stitch pull test, loop height, intermetallic compound (IMC) and contact angle. The wirebond criteria is performed after machine conversion or set-up to ensure that the product is reliable when subjected to a reliability test. Fig. 1 shows a representation of a wirebonded unit.




Fig. 1. Package design diagram

2. LITERATURE REVIEW AND PROBLEM IDENTIFICATION

A complete process flow for a standard QFN package starting from pre-assembly to back-end assembly until test and finish and packing is depicted in Fig. 2.

Non-stick on leads (NSOL) is the top major assembly rejects in wirebonding process and this




Fig. 2. Assembly process flow




Fig. 3. A) Panel-type wire clamp and top plate, B) Non-stick on leads




Fig. 4. A) New wire clamp and top plate design, B) Actual stitch formation




Fig. 5. PPM level performance for NSOL

was seen during the development stage of the package. This NSOL is caused by a wirebonding clamp and insert with panel-type as shown in Fig. 3A. The panel-type wire clamp and top plate is to grip and handle the leadframe into panel during the attaching of wires into the silicon die and leads of a leadframe. Unluckily, this type of leadframe has an half-etch design with the result of major assembly rejects particularly NSOL and indicates that the 2nd bond wire was unable to stick on the leadframe leads as shown in Fig. 3B.

3. PROCESS DEVELOPMENT SOLUTION AND DISCUSSION OF RESULTS

With an improve wire clamp and top plate design was mature for quad flat no-leads QFN with half-etch leadframe packages, especially in wirebond process. With an individual clamping alignment per pad column, the new wire clamp and top plate will have resolved the assembly rejects issue occurrence of non-stick on leads NSOP during production run in wire bonding process. Fig. 4A illustrated the new wire clamp and top

plate design and Fig. 4B is the actual stitch formation, with a significant difference on stitch formation compared to the panel-type wire clamp and top plate.

After completing the two lots using the panel-type window clamp and top plate for lot A and new wire clamp and top plate for lot B. Results are significantly improving about 90 percent (%) by using the new wire clamp and top plate.

4. CONCLUSION

This paper presented a process solution and improvement with the improved wire clamp and top plate, which significantly resolved the assembly reject occurrence of NSOL during wire bonding process. The new wire clamp and top plate design offered a better stitch formation that is properly bonded in a half-etch leadframe and provided good reliability test.

ACKNOWLEDGEMENTS

The authors are sincerely thankful to the New Product Development & Introduction (NPD-I)

team and the Management Team of STMicroelectronics Calamba for the continuous support.

COMPETING INTERESTS

Authors have declared that no competing interests exist.

REFERENCES

1. STMicroelectronics. Visual criteria for sawed wafers and dice. rev. 26.0; 2019.
2. Sumagpang A, Gomez FR. Line stressing critical processes optimization of scalable package passive device for successful production ramp-up. Journal of Engineering Research and Reports. 2018; 3(1):1-13.
3. STMicroelectronics. Au wire for thermo-compression ultrasonic and thermosonic wire bonding operation. rev. 61.0; 2019.
4. Geng H. Semiconductor manufacturing handbook. 1st ed., McGraw-Hill Education, USA; 2005.
5. STMicroelectronics. Assembly and EWS design rules for wire bond Interconnect dice. rev. 53.0; 2018.
6. Bacquian BC, Gomez FR. A study of vacuum efficiency for silicon on insulator wafers. Journal of Engineering Research and Reports. 2019;6(1):1-6.
7. May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process control. 1st ed., Wiley-IEEE Press, USA; 2006.
8. Gomez FR, Mangaoang T. Elimination of ESD events and optimizing waterjet deflash process for reduction of leakage current failures on QFN-mr leadframe devices. Journal of Electrical Engineering, David Publishing Co. 2018;6(4):238-243.
9. Doering R, Nishi Y. Handbook of semiconductor manufacturing technology. 2nd Ed., CRC Press, USA; 2007.

© 2019 Pulido et al.; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/4.0>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Peer-review history:
The peer review history for this paper can be accessed here:
<http://www.sdiarticle4.com/review-history/53533>